Search result: Catalogue data in Spring Semester 2021
|Neural Systems and Computation Master|
|Elective Core Courses|
|Neurotechnologies and Neuromorphic Engineering|
|227-1032-00L||Neuromorphic Engineering II |
Information for UZH students:
Enrolment to this course unit only possible at ETH. No enrolment to module INI405 at UZH.
Please mind the ETH enrolment deadlines for UZH students: Link
|W||6 credits||5G||T. Delbrück, G. Indiveri, S.‑C. Liu|
|Abstract||This course teaches the basics of analog chip design and layout with an emphasis on neuromorphic circuits, which are introduced in the fall semester course "Neuromorphic Engineering I".|
|Objective||Design of a neuromorphic circuit for implementation with CMOS technology.|
|Content||This course teaches the basics of analog chip design and layout with an emphasis on neuromorphic circuits, which are introduced in the autumn semester course "Neuromorphic Engineering I".|
The principles of CMOS processing technology are presented. Using a set of inexpensive software tools for simulation, layout and verification, suitable for neuromorphic circuits, participants learn to simulate circuits on the transistor level and to make their layouts on the mask level. Important issues in the layout of neuromorphic circuits will be explained and illustrated with examples. In the latter part of the semester students simulate and layout a neuromorphic chip. Schematics of basic building blocks will be provided. The layout will then be fabricated and will be tested by students during the following fall semester.
|Literature||S.-C. Liu et al.: Analog VLSI Circuits and Principles; software documentation.|
|Prerequisites / Notice||Prerequisites: Neuromorphic Engineering I strongly recommended|
|227-1048-00L||Neuromorphic Intelligence (University of Zurich)|
No enrolment to this course at ETH Zurich. Book the corresponding module directly at UZH.
UZH Module Code: INI508
Mind the enrolment deadlines at UZH:
|W||6 credits||2V||G. Indiveri, E. Donati|
|Abstract||In this course we will study the computational properties of spiking neural networks implemented using analog "neuromorphic" electronic circuits. We will present network architectures and computational primitives that can use the dynamics of these circuits to exhibit intelligent behaviors. We will characterize these networks and validate them using full custom chips in laboratory experiments.|
|Objective||The objective of this course is to introduce students to the field of “neuromorphic intelligence” with lectures on spiking neural network architectures implemented using mixed-signal silicon neuron and synapse circuits, and with laboratory sessions using neuromorphic chips to measure the computational properties of different spiking neural network architectures. Class projects will be proposed to validate the models presented in the lectures and carry out real-time signal processing and pattern recognition tasks on real-world sensory data.|
|Content||Students will learn about the dynamical properties of adaptive integrate and fire neurons connected with each other via dynamic synapses. They will explore different neural circuits configured to implement computational primitives such as normalization, winner-take-all computation, selective amplification, and pattern discrimination. The experiments will consist of measuring the properties of real silicon neurons using full-custom neuromorphic processors, and configuring them to create neural architectures that can robustly process sensory signals and perform pattern discrimination despite, or thanks to, the limited resolution and large variability of their individual processing|
|Prerequisites / Notice||Accessible to NSC Master students.|
It is recommended (but not mandatory) to have taken the Introduction to Neuroinformatics course (INI-401/227-1037-00).
- Page 1 of 1